Floating-gate silicon-oxygen-nitrogen-oxygen-silicon (SONOS) transistors can be used to train neural networks to ideal accuracies that match those of floating-point digital weights on the MNIST handwritten digit data set when using multiple devices to represent a weight or within 1% of ideal accuracy when using a single device. This is enabled by operating devices in the subthreshold regime, where they exhibit symmetric write nonlinearities. A neural training accelerator core based on SONOS with a single device per weight would increase energy efficiency by 120×, operate 2.1× faster, and require 5× lower area than an optimized SRAM-based ASIC. INDEX TERMS Analog, flash, floating gate, memristor, neural network (NN), neuromorphic, siliconoxygen-nitrogen-oxygen-silicon (SONOS), training. 52 2329-9231
I. INTRODUCTION
Analog accelerators promise to improve the energy and latency of training a neural network (NN) by more than a 100× over an optimized ASIC [1] . Analog matrix operations are used to process each memory element in parallel and thereby eliminate data movement, as illustrated in Fig. 1 [2] . However, this requires devices with high resistance, low write variability, and low write nonlinearity [3] . Resistive memory devices have been used to represent synaptic weights, but the write variability and asymmetric write nonlinearity in current resistive memory device technology prevent the weights from being learned to high accuracy [3] , [4] . Algorithmic and circuit techniques help improve accuracy [5] , [6] , but NN accuracy is not ideal. Novel lithium [7] and polymer [8] based devices with excellent analog properties have been demonstrated but will require continued work to integrate into modern CMOS foundries. In this paper, we show that a conventional floating-gate memory, commonly available in foundries, can be used train an NN to within 1% of that achieved with floating-point weights on MNIST data set (ideal accuracy). It has been shown that floating-gate memories can be used to create accurate inference accelerators [9] , [10] . We extend this to online training. Furthermore, the recently demonstrated periodic carry technique with multiple cells per weight [5] enables training to ideal accuracy. We also estimate that an 8-bit floating gate-based accelerator will have training energy, latency, and area advantages of 120×, 2.1×, and 5×, respectively, versus performing the same training tasks with an optimized SRAM-based ASIC.
In order to accelerate NN training using backpropagation, three kernels need to be accelerated: vector-matrix multiplication (VMM), matrix-vector multiplication (MVM), and outer product update (OPU) [2] , as shown in Fig. 1 . To accelerate both VMM and MVM, the source needs to be connected to the rows and the drain connected to the columns (or vice versa). During the OPU (parallel write), this configuration requires an access transistor for each memory cell to disconnect the drain from the rows. The access transistor prevents hot electron injection and junction breakdown. It also prevents large currents from flowing between the source and drain, which would cause unacceptable energy consumption and parasitic voltage drops in an array.
II. DEVICE CHARACTERIZATION
The silicon-oxygen-nitrogen-oxygen-silicon (SONOS) memory cell illustrated in Fig. 2 was fabricated and characterized. The binary memory operation is illustrated in Fig. 3 . A reasonable I-V memory window is shown. Using longer write pulses or higher voltages can give a larger memory window. In Fig. 4 , we characterize the analog properties of the device for different write voltages. The write voltage used determines the number of analog states and write linearity. Write pulses of V GS = −11 V for 10 µs and V GS = +10 V for 10 µs were chosen as the lowest voltages that give a reasonable G high /G low ratio and high linearity in the conductance versus pulse characteristic. The threshold shift during the analog write is illustrated in Fig. 5 and is only about 200 mV. This is because only a ∼10×G high /G low ratio is needed for analog operation.
To analyze the effect of drain bias while programing the cell in an array, we investigated the effects of different source-drain configurations, including V DS = 0 V, V DS = 3 V, and floating/high-Z ( Fig. 6 ). Ideally, V DS = 0 during write. To achieve a condition close to this, an access transistor is used to float the drain, resulting in the drain floating condition. To see what would happen without an access transistor, V DS = ±3 was also applied across the drain. Fortunately, changing V DS does not significantly affect the state written as both the source and body are grounded. This indicates that there is potential for writing without an access transistor to float the drain. Nevertheless, we model an access device in subsequent area projections to eliminate parasitic currents during a write and to improve reliability by preventing hot electron injection. Eliminating the transistor would require redesigning the floating-gate cell to limit the on-state current to limit the parasitic currents during a write.
It has also been verified that unselected devices do not change state under partial gate-bias conditions, with V GS = −8 V for erase and V GS = +7 V for program, as illustrated in Fig. 7 . The access transistor only must block half the difference between the selected and unselected write voltages, reducing the size requirement of this transistor. If the write voltage is V GS = 10 V and the unselected write voltage is 7 V, the access transistor will have to hold off 1.5 V.
The key limitation in NN training accuracy is the asymmetric nonlinearities during a write [3] . With an asymmetric nonlinearity, alternating program and erase pulses that can occur at the end of training cause the weight to decay to a midpoint value. Nevertheless, NN can train to high accuracy with symmetric write nonlinearities [3] . To optimize the write nonlinearity, the gate read voltage needs to be optimized, as shown in Fig. 8 . Choosing the correct read gate voltage will have a dramatic impact on the NN work accuracy. As V G,read is lowered from 2.6 to 1.4 V, the nonlinearity changes from an asymmetric nonlinearity to a symmetric linearity. By lowering V G,read , the device is operating in the subthreshold regime. In this regime, the magnitude of the change in conductance after a write pulse primarily depends on the starting state and not the sign of the write voltage. Achieving a symmetric nonlinearity is critical to enabling high-accuracy training of NNs. To characterize the analog statistics, a series of increasing and decreasing pulses were applied, as illustrated in Figs. 9-11 . The conductance versus pulse number is plotted in Fig. 9 . In Fig. 10 , the conductance change at V G,read = 1.4 V for different starting conductances is extracted from the pulsing data shown in Fig. 9 . We see the symmetric write nonlinearity where the conductance change is directly proportional to the starting state. In Fig. 11(a) , at V G,read = 2.6 V, this reverses resulting in an asymmetric nonlinearity. The asymmetric nonlinearity results in significantly lower training accuracies.
A remaining challenge is to understand analog endurance in a floating-gate device. A typical analog write pulse is only 0.1% or less of the length of a digital memory pulse [3] , potentially increasing the endurance by three orders of magnitude or more. Furthermore, NN training is also resilient to occasional device failure [4] . If needed, it is also possible to tradeoff retention for endurance. 
III. NEURAL NETWORK SIMULATION
To simulate the accuracy of an NN based on this SONOS device, a detailed system simulation was performed in Cross-Sim [3] , [7] , Sandia's analog crossbar simulator. We model the general purpose neuromorphic system in [3] where crossbars are used to perform matrix operations in analog, and the inputs and outputs are processed in digital. This requires digital-to-analog (D/A) and analog-to-digital (A/D) converters at the inputs and outputs as specified in Table 1 . The bit precision and algorithmic input-output ranges used are given. They have a negligible (0.2%) impact on accuracy [5] . In order to model negative weights, a single device per weight is initially used, and a reference current is subtracted [3] . Two different two-layer NNs, summarized in Table 2 , are simulated [11] , [12] . Simulation details are explained in the supplementary information of [7] . It is assumed that write voltages or pulse lengths can be scaled to vary the amount written.
As shown in Fig. 12 , by choosing the correct gate voltage, a good accuracy of 96.9% is achievable on MNIST. Representing negative numbers by taking the difference between two devices averages out some of the noise and increases the accuracy to 97.6% on MNIST. Using two devices per digit to represent negative numbers and two digits to represent a weight with periodic carry [5] , an ideal device accuracy of 98.0% can be achieved, as shown in Fig. 13 . We use a base 8, twodigit number system where the first digit represents numbers eight times larger than the second digit. Periodic carry allows one to take the advantage of both a parallel write and a place value number system. Normally, a carry must be computed after every addition if using multiple digits. This eliminates the benefit of the parallel update. Allowing for a part of an analog device's conductance range to represent a carry allows the carry from the second digit to the first digit to be computed only once every 1000 updates, thereby averaging out the cost of reading each memory element and adjusting the weights to perform a carry. We dedicate 50% of the conductance range of the lowest order digit to representing the carry.
For the file-type data set, only a single device is needed per digit, and using periodic carry actually results in higher accuracy than the numeric floating-point calculation (likely due to noise finding a more optimal solution).
IV. ARCHITECTURAL EVALUATION
One of the key drawbacks of using a floating-gate memory for an analog accelerator is that it requires a far larger area and voltage versus a ReRAM. Nevertheless, it is still possible to achieve significant system-level advantages relative to an optimized digital SRAM-based ASIC. To understand this, the architectural-level analysis in [1] was modified to use a 1024 × 1024 SONOS array. The energy, area, and latency of a neural core that performs the three key matrix operations, VMM, MVM, and OPU, were modeled. A 14-/16-nm process was modeled for the digital logic and interconnects. We assume that the SONOS cell can scale to 28 nm and estimate a gate capacitance of 100 aF and cell area of 0.053 µm 2 based on existing 28-nm floating-gate transistors [13] , [14] . We also assume that it is possible to optimize the channel to give the high resistance (100 M ) needed for large-scale arrays. The access transistors are assumed to have the same area and capacitance as the floating-gate cell. Finally, writing the array requires large high-voltage transistors that can support 11 V. Based on [15] , high-voltage vertical transistors can be fabricated in an area of 1.44 µm 2 and a capacitance of 7.44 fF. These transistors are 9% of the core area. If needed, larger planar high-voltage transistors can be used without drastically changing the overall area. We assume that a future process will be able to integrate the needed transistors on a single substrate as commercial 28-nm embedded flash is already in development. The ReRAM-and SRAM-based accelerators and device properties are described in detail in [1] . The SRAM-based accelerator is based on a 1-MB cache synthesized using a cache generator targeting the 14-/16-nm PDK. The ReRAM is assumed to have a 100-M on state, 35-aF capacitance, 10× on/off ratio, and a 1.8 V write voltage. The resulting energy, area, and latency relative to digital SRAM-based accelerator and analog ReRAMbased accelerator are summarized in Tables 3 and 4 for the accelerator. For an 8-bit floating-gate training accelerator, 70% of the write energy is due to the CV 2 energy of charging wires to 10 or 11 V. The very low write currents result in negligible contributions to the write energy. The SONOS read latency is comparable to ReRAM as the timing is dominated by the A/D and D/A converters. However, 96% of the total latency is due to the slow write speed of SONOS. Nevertheless, the large parallelism afforded by an analog accelerator allows for the total SONOS latency to still be 2× faster than an SRAM-based accelerator. Latency can be decreased by trading off retention for a faster write or by using a device with a steeper subthreshold swing that allows for a larger conductance change with a smaller threshold shift.
Only 57% of the area is due to the SONOS cell and the access transistor, indicating that the array area is reasonably balanced with the area of the rest of the circuitry. If higher area efficiency is desired, two 3-D integration options can be explored. High-density (1.8 µm pitch) face-to-face interconnects [16] could be used to connect two wafers, one with digital logic and one with high-voltage and floating-gate transistors to reduce the area by 50%. The 3-D interconnect capacitance would be less than the row or column capacitance in the SONOS array. Following [17] , 3-D nand arrays could also be used to store multiple layers of an NN in the same 2-D area. Each individual SONOS cell shown in Fig. 1 could be replaced by a column in a 3-D nand array.
V. CONCLUSION
Floating-gate memories, currently available in commercial foundries, are a compeling near-term option for analog training accelerators. This paper has demonstrated lower write noise and write nonlinearity than alternative resistive memories, allowing for training to ideal accuracies on MNIST. Despite the high voltage and slow writes, the energy, area, and latency of an 8-bit floating-gate neural accelerator is still 120×, 5.0×, and 2.1× better, respectively, than an optimized digital ASIC counterpart. The high accuracies are enabled by operating the devices in the subthreshold regime giving symmetric write nonlinearities. Any three-terminal transistorbased device should be able to operate in this favorable regime.
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